|
The VHDL PROCESS, written with multiple WAIT statements, provides a powerful way to develop implicit state machines (ISM). The ISM lacks an explicit state variable to track the current state thus making it easy and quick to add, delete or modify states with simple text edit commands. Synthesizable and behavioral state machine styles are covered with examples and suggestions for efficient application of this technique.
|
Please forward a link to this page rather then emailing the PDF to a
colleague. That way they can return to this page later for updates -- or better yet have them subscribe.
Subscribe to the Aspen Logic Journal
As new articles are added, Aspen Logic sends out an email to its
News Flash subscribers. There is no cost to sign up and you may safely
unsubscribe at any time.
|
|
