|
Since 1987 and my first exposure to VHDL, I have seen the humble VARIABLE relegated to the backwaters for use only as combinatorial logic. Verilog coders seem constrained to do the same. This article presents a convention for using blocking assignments effectively with locally declared REG objects in Verilog and variables in VHDL. It specifically addresses the case for inferring flip-flops and why it also eliminates the possibility of execution order dependent code.
|
Please forward a link to this page rather then emailing the PDF to a
colleague. That way they can return to this page later for updates -- or better yet have them subscribe.
Subscribe to the Aspen Logic Journal
As new articles are added, Aspen Logic sends out an email to its
News Flash subscribers. There is no cost to sign up and you may safely
unsubscribe at any time.
|
|
