|
The typical article on metastability in the flip flop synchronizer
(used for clock domain crossing) delivers volumes about the MTBF ("Mean
Time Between Failure") equation but falls short when explaining
practical ways to manage the failure rate. This article reviews synchronizer MTBF and encourages the logic designer implementing synchronizers to employ physical constraints to ensure the design minimizes failure rate. It finishes with an example synchronizer implemented in VHDL w/ Xilinx constraints.
|
Please forward a link to this page rather then emailing the PDF to a
colleague. That way they can return to this page later for updates -- or better yet have them subscribe.
Subscribe to the Aspen Logic Journal
As new articles are added, Aspen Logic sends out an email to its News Flash subscribers. There is no cost to sign up and you may safely unsubscribe at any time.
|
|
