ASPENLOGIC®

System Verilog Assertions

Assertions are a great way to instrument your design. Are you ready?

ADS6442

The TI 6442 can pummel your FPGA with 14-bits/sample at 65 MSPS over LVDS pairs. Hooking that fire hose up to your DSP block is intimidating. Are you ready?

ASPENLOGIC® is ready...

VHDL & Verilog Training

When your engineers teach each other about HDL coding in the hallway don't you wonder whether they really get it? Are you ready for real training?

ASPENLOGIC® is ready...

Aurora Protocol

Tack a small form factor pluggable interface onto your board and put those Xilinx Virtex-4/-5 GTP/GTX transceivers to work with a screaming fast 2.5 Gbps point to point optical link. Are you ready?

PCI Express

Why is that PCI Express hardblock in your Xilinx Virtex-5 powered down and wasting space? Put it to use as the interface to embedded registers in your design. Are you ready?

XILINX Verification

So, that last Virtex-5 FPGA design you ate for lunch gave you heartburn. Ready to toss back some verification antacid this time?

Recently on BlahBlahBlog

• FPGA Mezzanine Card (FMC) Standard (5-Mar-2010)

• Update Idletasks - More TCL secret sauce (6-Jan-2010)
  

• A Font Of Wisdom For You (18-Nov-2009)
  


• Hardcopy and EasyPath solutions (16-Nov-2009)


• ASIC Prototyping: Is it design or verification? (10-Nov-2009)
  


• TCL's eval command the key to dictionaries (2-Nov-2009)
  


• Blah Blah Blah (30-Oct-2009)